CXP50112/50116

CMOS 4-bit 1 Chip Microcomputer

Description

CXP50112/CXP50116 is a CMOS 4-bit microcomputer which consists of 4-bit CPU, ROM, RAM, I/O port, 8-bit timer, 8-bit timer/counter, 18-bit time base timer, 8-bit serial I/O, vector interruption, power on reset function, fluorescent display tube controller/driver, D/A conversion PWM output port, a remote control reception circuit, 3-bit A/D converters, a 32kHz timer/event counter and a power supply current detection reset function. They are integrated into a single chip with the standby function, etc. which are to be operated at a low power consumption.

80 pin QFP (Plastic)

Structure

Silicon gate CMOS IC

Features

- Instruction cycle 1.9 µs/4.19MHz
 - 122 µs/32kHz

(Selection possible for program)

- ROM capacity 16,384 × 8 bits (CXP50116)
 - 12,288 × 8 bits (CXP50112)
- RAM capacity 554 × 4 bits (Including display area)
- 51 general purpose I/O ports
- Fluorescent display tube controller/driver (Ables to display maximum 256 segments)
 - 1 to 16 digits dynamic scan display (1 to 8 digits at 24 segments)
 - Page mode/variable mode
 - Dimmer function
 - High tension proof output (40V)
 - Selection possible for incorporating pull-down resistance (mask option)
- 14-bit PWM output for D/A conversion
- Remote control receiving circuit (Independ the timer/counter)
- 3-bit A/D converter (8 channels per circuit)
- 32kHz reload timer/event counter
- Power supply voltage detection reset function (mask option)
- Rich wake-up functions

WP pin

4 general purpose ports (edge detection)


32kHz timer/counter

Remote control receiving circuit

- 8-bit/4-bit variable prescaler serial I/O
- 8-bit prescaler timer, 8-bit prescaler timer/event counter and 18-bit time base timer, 8-bit reload type timer with prescaler, independently controlled
- Arithmetic and logical operations possible between the entire RAM area, I/O area and the accumulator by means of memory mapped I/O
- Reference to the entire ROM area is possible with the table look-up instruction
- 2 kinds of power down modes of sleep and stop
- Power on reset circuit (mask option)
- Provided with 80 pin plastic QFP
- Provided with 80 pin piggyback QFP (CXP50100)


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration Diagram (Top View)

Note) Do not make any connections to NC pins.



Pin Description

Symbol	Name	1/0	Equivalent Circuit	Description		
Vdd	Supply voltage			Positive voltage supply pin		
Vss	Grounding voltage			GND pin		
EXTAL	Clock input	1	EXTAL O XTAL O	Clock oscillation circuit input pin. Connect the crystal oscillator or ceramic resonator between the EXTAL and XTAL. To use ar external clock input, connect the clock oscillation source to the EXTAL pin and open the XTAL pin.		
XTAL	Clock output	0		Clock oscillation circuit output pin		
RST	Reset	I/O	Mask option Output pull-up resistor (P-ch Tr) N-ch Tr output Schmitt inverter input	Serves as the incorporated power-on reset circuit output pin. When inputting a reset signal from the outside, provide 2 instruction cycles or longer of an "L" level (0V).		
INT	External interrupt	l		Serves as interrupt input pin. Permits the selection with a program of the edge and the level modes.		
ĒČ	Event counter input	ľ	<u> </u>	Event counter input pin.		
SI/PX2	Serial input Port X	1	Schmitt inverter input	Doubles as a serial interface (8 bits) input pin and as bit "2" (input) of port X.		
SO/PX1	Serial output Port X	1/0	Tri-state output or pull-up resistor output possible Inverter input	Doubles as a serial interface (8 bits) output pin and as bit "1" (input) of port X.		
SC/PX0	Serial clock Port X	I/O	Tri-state output or pull-up resistor output possible Inverter input	Doubles as clock input/output pin for the serial interface and as bit "0" (input) of port X.		

Symbol	Name	1/0	Equivalent Circuit	Description			
RMC/PY3	Remote control input Port Y	I		Remote control receiver input pin. Input pin for bit "3" of port Y.			
WP/PY2	Wake-up input Port Y		Schmitt inverter input	Doubles as a wake-up input pin to release the standby state, and as bit "2" (input) of port Y.			
PWM/PY1	PWM output Port Y	0	DATA O	Doubles as a PWM generator (14 bits) output and as bit"1" (output) of port Y.			
PY0	Port Y	0	(When reset: 1) Inverter output	Output pin for bit "0" of port Y.			
PA0 to PA3	Port A	1/0		This 4-bit input/output port permits its each individual port to be programmed to serve for input or output. Its output format is a tristate or pull-up resistor output.			
PB0/AD4 to PB3/AD7	Analog input Port B	1/0	B and I only for A/D input port	This 4-bit input/output port permits its each individual bit to be programmed to serve either as input or output. Its output format is a tri-state or pull-up resistor output. It is also used for A/D converter input.			
PC0 to PC3	Port C	1/0	DISABLE	This 4-bit input/output port permits its each individual port to be programmed to serve for input or output. Its output format is a tristate or pull-up resistor output.			
PD0 to PD3	Port D	1/0		This 4-bit input/output port has the functions that are equivalent to those of port C.			
PE0 to PE3	Port E	1/0	Tri-state output or pull-up resistor output possible	This 4-bit input/output port has the functions that are equivalent to those of port C.			
PF0 to PF3	Port F	I/O	Inverter input	This 4-bit input/output port has the functions that are equivalent to those of port C.			
PI0/AD0 to PI3/AD3	Analog input Port I	1/0		This 4-bit input/output port has the functions that are equivalent to those of port C. It is also used for A/D converter input.			

Symbol	Name	1/0	Equivalent Circuit	Description				
VFDP	Power supply for FDP	_		Load current supply pin needed when load resistance is built-in to output driver for FDP (Fluoresent display pannel).				
T0 to T7	Timing	0		Lower 8-digit output pin of the FDP timing signal.				
T8/S23 to T15/S16	Timing/segment	0		Combination output pin of higher 8-digit of the FDP timing signal and the segment signal.				
PG0/S4 to PG3/S7	Port G/segment	0		Combination pin of the 4-bit output port and FDP segment signal output.				
PH0/S0 to PH3/S3	Port H/segment	0	P-ch open drain output Pull-down resistance					
PJ0/S12 to PJ3/S15	Port J/segment	0	(Mask option)	The same as port G.				
PK0/S8 to PK3/S11	Port K/segment	0		The same as port G.				
TEX	32kHz T/C clock input	_	Mask option TEXO	Input pin of the 32kHz timer clock generated circuit. Connect 32,768kHz crystal oscillator between TEX and TX. Connect clock oscillation source to TEX pin and bleed TX pin when this circuit is used as event clock input.				
тх	32kHz T/C clock output	0	TXO - I'W BID. I	Output pin of the clock generated circuit.				
VREF	Reference voltage input	1		Reference voltage input for power supply voltage resetting circuit. Connect the zener diode normally.				

Absolute Maximum Ratings

(Ta=-20 to +75 °C , Vss=0V)

ltem	Symbol	Rating	Unit	Remarks
Power supply voltage	VDD	-0.3 to +7.0	٧	
Input voltage	Vin	-0.3 to +7.0 * 1	٧	
Output voltage	Vouт	-0.3 to +7.0 * 1	٧	
Display output voltage	Vop	Vpp-40 to Vpp+0.3	v	As P channel transistor is open drain, VDD voltage is determined as standard.
	Іон	-5	mA	Other than display output pins * 2 : per pin
High lovel output augrent	Іодн1	-15	mA	Display output S0 to S15 : per pin
High level output current	lodh2	-35	mA	Display output T0 to T7, T8/S23 to T15/S16: per pin
	ΣІон	-40	mA	Total of other than display output pins
High level total output current	ΣІорн	-100	mA	Total of display output pins
Land favor Landson & same at	lor	15	mA	Port 1 pin
Low level output current	lorc	20	mA	High current port pin *3
Low level total output current	ΣloL	100	mA	Entire pin total
Operating temperature	Topr	20 to +75	ొ	
Storage temperature	Tstg	-55 to +150	ಌ	
Allowable power dissipation	Po	600	mW	QFP

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operation conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

- *1) Vin and Vout should not exceed VDD+0.3V.
- *2) Specifies the output current of the general purpose I/O port PA to PF, PI, SO, SC, PY0 and PY1.
- *3) The high current operation transistors are the N-CH transistors of the PC and PD ports.

Recommended Operating Condition

(Vss=0V)

Item	Symbol	Min.	Max.	Unit	Remarks
		4.5	5.5	٧	Guaranteed range of operation by EXTAL colck
Power supply voltage	VDD	2.5	5.5	٧	Guaranteed range of operation by TEX colck, guaranteed range of data hold during STOP
	ViH	0.7Vpb	VDD	٧	
High level input voltage	Vins	0.8Vpp	VDD	٧	Hysteresis input * 1
	VIHEX	VDD-0.4	Vpp+0.3	٧	EXTAL pin * 2
	VIL	0	0.3Vpp	٧	
Low level input voltage	VILS	0	0.2Vpp	٧	Hysteresis input * 1
	VILEX	-0.3	0.4	٧	EXTAL pin * 2
Operating temperature	Topr	-20	+75	လ	

^{*1)} The TEX pin when the counter mode is selected by each of INT, EC, PX0, PX2, PY3, RST pins and mask option.

^{*2)} Specified only during external clock input.

Electrical Characteristics DC characteristics

(Ta=-20 to +75 °C , Vss=0V)

Item	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
High level	Vон	DA to DE DI	Vpp=4.5V, lон=–0.5mA	4.0			٧
output voltage	VOH	PA to PF, PI PX0, PX1	VDD=4.5V, lон=-1.0mA	3.5			V
		PY0, PY1 RST (Vol. only)	VDD=4.5V, loL=1.8mA			0.4	٧
Low level output voltage	Vol	HST (VOL OHIY)	VDD=4.5V, lot=3.6mA			0.6	٧
output voltago		PC, PD	VDD=4.5V, lot=12mA			1.5	٧
	lihe	EXTAL	VDD=5.5V, VIH=5.5V	0.5		40	μΑ
	lile	EXTAL	VDD=5.5V, VIL=0.4V	-0.5		-40	μΑ
Input current	Інт	TEX*3	VDD=5.5V, VIH=5.5V	0.1		10	μΑ
	lilt		VDD=5.5V, VIL=0.4V	-0.1		-10	μA
	lılr	RST * 2	VDU=0.5V, VIL=0.4V	<i>–</i> 1.5		-4 00	μA
High impedance I/O leakage current	lız	PA to PF, PI PX0 to PX2, PY2, PY3, EC, INT, RST *2, TEX *3	V _{DD} =5.5V V _I =0, 5.5V			± 10	μА
		S0 to S15	\\ 4 \(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-7			mA
Display output current	Іон	S16/T15 to S23/T8, T0 to T7	VDD=4.5V VOH=VDD-2.5V	-18			mA
Open drain output leakage current (P-CH Tr OFF in state)	lror	S0 to S15, S16/T15 to S23/T8, T0 to T7	VDD=5.5V VOL=VDD-35V			-20	μА
Pull-down resistance * 1	RL	S0 to S15, S16/T15 to S23/T8, T0 to T7	VDD=5V VFDP=VDD-35V	60	100	270	kΩ
			Entire output pins open				
	IDD1		Crystal oscillation (C1=C2=22pF) of Vpp=5.5V, 4.19MHz		7	20	mA
	IDD2		Crystal oscillation (C1=C2=18pF) of Vpp=3V, 32kHz		50	250	μА
	-		SLEEP mode				
Supply current	IDDSP1	VDD	V _{DD=} 5.5V, 4.19MHz oscillation		5	12	mA
	lodsp2		Vpp=3V, 32kHz oscillation		40	200	μА
IDDS1	loos1		STOP mode VDD=3V, 32kHz with T/C		7	40	μΑ
		V _{DD} =5.5V, 32kHz without T/C (For mask option select counter, Pin is fixed.)			10	μΑ	
Input capacity	Cin	PA to PF, PI, PX, PY2, PY3, EXTAL, TEX, EC, INT, RST	Clock 1MHz 0V other than the measured pins		10	20	pF

- * 1) In case the incorporated pull-down resistance has been selected with mask option.
- *2) RST pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when nonresistance is selected.
- *3) The TEX pin specifies the input current when the 32kHz oscillation is selected by the mask option, and specifies the leak current when the counter mode is specified.

AC Characteristics

(1) Clock timing

(Ta=-20 to +75 $^{\circ}$ C , VDD=4.5V to 5.5V, Vss=0V)

ltem	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		5	MHz
System clock input pulse width	txr txн	EXTAL	Fig. 1, Fig. 2	90			ns
System clock input rising and falling times	tcn tcr	EXTAL	(External clock drive)			200	ns
System clock frequency	fcs	TEX* ² TX	V _{DD} =2.5 to 5.5V Fig. 2		32.768		kHz
Event count clock input pulse width	ter ter	EC	Fig. 3	tsys * 1 + 0.05			μs
Event count clock input rising and falling times	ter ter	EC	Fig. 3			20	ms
Event count input clock input pulse width	tть tтн	TEX*3	Fig. 3	10			μs
Event count input clock rising and falling times	tra tra	TEX*3	Fig. 3			20	ms

- * 1) tsys in the EXTAL input clock is tsys=8/fc tsys in the TEX input clock is tsys=4/fcs
- *2) Specified when the crystal oscillation mode is selected by the mask option.
- *3) Specified when the counter mode is selected by the mask option.

Note) When adjusting the frequency accurately, there may be cases in which they may differ from Fig. 2.




Fig. 1. Clock timing




Fig. 3. Event count clock timing

(2) Serial transfer

(Ta=-20 to +75 $^{\circ}$ C , VDD=4.5V to 5.5V, Vss=0V)

		•			
Symbol	Pin	Condition	Min.	Max.	Unit
A	~~~	Input mode	tsys/4 + 1.42		μs
IKCY	SC	Output mode	tsio		μs
tкн	<u> </u>	Input mode	tsys/8 + 0.7		μs
tkL	SC	Output mode	tsio/2 0.1		μs
	SI	SC input mode	0.1		μs
ISIK		SC output mode	0.2	•	μs
tura	CI	SC input mode	tsys/8+0.5		μs
rksi	31	SC output mode	0.1		μs
tĸso	SO			tsys/8 + 0.5	μs
	tkcy tkH tkL tsik tksi	tkcy SC tkh tkl SC tsik SI tksi SI	tксу SC Input mode Output mode tкн tкL SC Input mode Output mode Output mode SC input mode SC output mode SC output mode TKSI SI SI SC output mode SC output mode SC output mode SC output mode	tkcy \overline{SC} Input modetsys/4 + 1.42Output modetsiotkH tkL \overline{SC} Input modetsys/8 + 0.7Output modetsio/2 - 0.1tsik \overline{SC} input mode0.1 \overline{SC} output mode0.2tksi \overline{SC} input modetsys/8+0.5 \overline{SC} output mode0.1	tkcy \overline{SC} Input mode tsys/4 + 1.42 Output mode tsio tkH \overline{SC} Input mode tsys/8 + 0.7 Output mode tsio/2 - 0.1 tsik \overline{SC} input mode 0.1 \overline{SC} output mode 0.2 \overline{SC} input mode tsys/8+0.5 \overline{SC} output mode 0.1

Note 1) tsys is the EXTAL input clock tsys=8/fc
(It cannot be used with TEX input clock)
tsio in turned into either 2tsys, 4tsys or 16tsys by means of a program

2) The Load of data output delay is 50pF + 1TTL




Fig. 4. Serial transfer timing

(3) A/D converter

(Ta=-20 to +75 °C , Vss=0V)

Analog input voltage	Pin	Condition	Digital conversion value
0.0 to 0.33V			000
0.82 to 1.29V	AD0	AD0 to Vpp=5V AD7	001
1.78 to 2.21V			010
2.69 to 3.06V			011
3.56 to 4.06V			100
4.62 to 5.0V			101

Note) The digital conversion value are the values when FFH address of the RAM file 1 in the program are read.

(4) Power Supply Voltage Detection Reset Function

 $(Ta=-20 \text{ to } +75 ^{\circ}\text{C}, Vss=0\text{V})$

item	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
Power supply voltage detection reset function of operation voltage range	VLPOP	Vod	Voltage range allowing system operation	2.5		5.5	٧
Power supply voltage drop detection function	VPOP	Vpb	When VREF pin voltage is 3.3V Flag set when voltage drops System reset when voltage rises	3.8	4.0	4.2	٧

The graph in Fig. 5 shows the relationship between the power supply voltage VDD and reference voltage VREF of the power supply voltage detection reset function.

Note) The graph in Fig. 5 serves as guide to the function operation area obtained using average devices.
Individual adjustment is needed when Zener diodes, etc., are connected to the VREF pin.




Fig. 5 Power supply voltage detection reset function chart

(5) Others

(Ta=-20 to +75 $^{\circ}$ C , VDD=4.5V to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	tish, tist	INT	During edge detection mode	tsys + 0.05		μs
Reset input low level width	trsı	RST		2tsys * 1		μs
		145	STOP mode	500		ns
Wake-up input high level width	twph	WP	SLEEP mode	tsys + 0.05		μs
Wake-up input high and low level widths	twpah	PA0 to	STOP mode	500		ns
	twpal	PA3	SLEEP mode	500		ns

Note) tsys in the EXTAL input clock is 8/fc

^{*1)} For resetting when operating in TEX input clock, hold the low level more than the oscillation stabilizing time of EXTAL input clock.




Fig. 6. Interruption input timing




Fig. 7. Reset input timing




Fig. 8. Wake-up input timing





Fig. 9. Wake-up input timing

Power on reset *

(Ta=-20 to +75 °C, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	tr	Van	Power on reset	0.05	50	ms
Power supply cut-off time	toff	VDD	Repetitive power on reset	1	1	ms

^{*} Specifies only when power on reset function is selected.



The power supply should rise smoothly.

Fig. 10. Power on reset

Notes on Application

See Fig. 11, Additive capacity calculation chart, when using the crystal oscillator and select the appropriate capacity.




Fig. 11. Crystal oscillation circuit additive capacity calculation chart

Note) The above chart shows a range in which the average quartz resonator has a relatively fast oscillation rising edge and stable characteristics. The capacity should be selected to correspond to the appropriate constant for each quartz resonator, should the frequency of the quartz resonator be accurately adjusted.

Fig. 12 shows recommended circuits and oscillators.


Use the trimmer capacitor to C1, in the case of accurate adjustment of the oscillation frequency.

1. Main clock

4.19MHz

Ceramic resonator


Manufacturer	Model	Frequency range(MHz)	C1 (pF)	C2 (pF)	Rd (Ω)
MURATA MFG CO., LTD.	CSA4.19MG040	4.19	100	100	
	CSA4.19MGW040		built in	built in	



Crystal oscillator

Oryotal Osomator					
Manufacturer	Model	Frequency range (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)
CITIZEN WATCH CO., LTD.	CSA309	4.19	10 (20 trimmer)	10	
NIHON DEMPA KOGYO CO., LTD.	AT-51		15 (20 trimmer)	15	6.8k
KINSEKI LTD.	HC-49/U-S		22 (20 trimmer)	22	3.3k

2. 32kHz Timer/Counter



Manufacturer	Model	Frequency range (kHz)	C1 (pF)	C2 (pF)	Rd (Ω)
CITIZEN WATCH CO., LTD.	CFS-308		18 (20 trimmer)	18	
NIHON DEMPA KOGYO CO., LTD.	MX-38T	32.768	22 (20 trimmer)	22	470k
KINSEKI LTD.	P3		22 (20 trimmer)	22	3.3k

About the details of oscillators, please inquire the makers or the agencies.

Fig. 12. Recommended oscillation circuit

When using the A/D converter as the key input, it is recommended that the circuit structure shown in Fig. 13 be used.





Fig. 13. Recommended example of key circuit by A/D converter

Package Outline

Unit: mm

80pin QFP (Plastic) 1.6g



SONY NAME QFP-80P-L01
EIAJ NAME #GFP080-P-1420-A
JEDEC CODE